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AbstrAct
This chapter, taking FIR filters as an example, presents the discussion on efficiency of different imple-
mentation methodologies of DSP algorithms targeting modern FPGA architectures. Nowadays, pro-
grammable technology provides the possibility to implement digital systems with the use of specialized 
embedded DSP blocks. However, this technology gives the designer the possibility to increase efficiency 
of designed systems by exploitation of parallelisms of implemented algorithms. Moreover, it is possible 
to apply special techniques, such as distributed arithmetic (DA). Since in this approach, general-pur-
pose multipliers are replaced by combinational LUT blocks, it is possible to construct digital filters of 
very high performance. Additionally, application of the functional decomposition-based method to LUT 
blocks optimization, and mapping has been investigated. The chapter presents results of the comparison 
of various design approaches in these areas.
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INtrODUctION
The pattern recognition research field aims to 
design methods that allow recognition of patterns 
in data. It has important application in image 
analysis, character recognition, speech analysis, 
and many others. A pattern recognition system 
is composed of sensors gathering observations 
that have to be classified, a feature extraction part 
that provides specific information from gathered 
observation, and a classification mechanism that 
classifies observation on the basis of extracted 
features. Feature extraction methods are re-
sponsible for reducing the resources required to 
describe observation accurately. In the case of 
image analysis, character recognition, or speech 
analysis, various digital signal-processing (DSP) 
algorithms are used to detect desired features 
of digitalized image or speech signal. Efficient 
implementation of feature extraction-based DSP 
methods requires specific hardware solutions.
The commercial success of hardware imple-
mentations of image processing systems is due 
in large part to revolutionary development in 
microelectronic technologies. By taking advan-
tage of the opportunities provided by modern 
microelectronic technology, we are in a position 
to build very complex digital circuits and systems 
at relatively low cost. There is a large variety of 
logic building blocks that can be exploited. The 
library of elements contains various types of 
gates, a lot of complex gates that can be gener-
ated in (semi-) custom CMOS design, and the 
field programmable logic families that include 
various types of (C)PLDs and FPGAs. The other 
no less important factors of the success are the 
automation of the design process and hardware 
description languages. Modern design tools have 
enabled us to move beyond putting together digital 
components in a schematic entry package to start 
writing code in an HDL specification. However, 
the opportunities created by modern microelec-
tronic technology are not fully exploited because 
of weaknesses in traditional logic design meth-
ods. According to the International Technology 
Roadmap for Semiconductors (1997), the annual 
growth rate in design complexity is equal to 58%, 
while the annual growth rate in productivity is 
only 21% (Figure 1). This means that the number 
of logic gates available in modern devices grows 
faster than the ability to design them meaningfully. 
New methods are required to aid design process 
in a way that possibilities offered by modern 
microelectronics are utilized in the highest pos-
sible degree.
In recent years, digital filtering has been recog-
nized as a primary digital signal processing (DSP) 
operation. With advances in technology, digital 
filters are rapidly replacing analogue filters, which 
were implemented with RLC components. Digital 
filters are used to modify attributes of signal in 
the time or frequency domain through a process 
Figure 1. Difference in growth of device complexity and productivity
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called linear convolution. Traditionally, digital 
signal filtering algorithms are being implemented 
using general-purpose programmable DSP chips. 
Alternatively, for high-performance applications, 
special-purpose fixed function DSP chipsets and 
application-specific integrated circuits (ASICs) 
are used. Typical DSP devices are based on the 
concept of RISC processors with an architecture 
that consists of fast array multipliers. In spite of 
using pipeline architecture, the speed of such 
implementation is limited by the speed of ar-
ray multiplier. Digital filters are implemented 
in such devices as multiply-accumulate (MAC) 
algorithms (Lapsley, Bier, Shoham & Lee, 1997; 
Lee, 1988, 1989). However, the technological 
advancements in field programmable gate arrays 
(FPGAs) in the past decade have opened new 
paths for DSP design engineers.
Digital filtering plays an extremely important 
role in many signal and image processing algo-
rithms. An excellent example is wavelet transform, 
which has gained much attention in recent years. 
Discrete wavelet transform (DWT) is one of the 
useful and efficient signal and image decompo-
sition methods with many interesting properties 
(Daubechies, 1992; Falkowski, 2004; Falkowski 
& Chang, 1997; Rao & Bopardikar, 1998; Rioul 
& Vetterli, 1991). This transformation, similar to 
the Fourier transform, can provide information 
about frequency contents of signals. However, 
unlike Fourier transform, this approach is more 
natural and fruitful when applied to nonstation-
ary signals, like speech, signal, and images. The 
flexibility offered by discrete wavelet transform 
allows researchers to develop and find the right 
wavelet filters for their particular application. For 
example, in fingerprints compression, a particular 
set of bio-orthogonal filters—Daubechies bio-
orthogonal spine wavelet filters—is found to be 
very effective (Brislawn, Bradley, Onyshczak & 
Hopper, 1996). The computational complexity of 
the discrete wavelet transform is very high. Hence, 
efficient hardware implementation is required to 
achieve very good real-time performance. Ap-
plication of the DWT requires convolution of the 
signal with the wavelet and scaling functions. Ef-
ficient hardware implementation of convolution is 
performed as a finite impulse response (FIR) filter. 
Two filters are used to evaluate a DWT: a high-pass 
and a low-pass filter, with the filter coefficients 
derived from the wavelet basis function. 
Progress in the development of program-
mable architectures observed in recent years 
has resulted in digital devices that allow build-
ing very complex digital circuits and systems 
at relatively low cost in a single programmable 
structure. FPGAs are an array of programmable 
logic cells interconnected by a matrix of wires 
and programmable switches. Each cell performs 
a simple logic function defined by a designer’s 
program. An FPGA has a large number (64 to 
more than 300,000) of these cells available to use 
as building blocks in complex digital circuits. The 
ability to manipulate the logic at the gate level 
means that a designer can construct a custom 
processor to efficiently implement the desired 
function. FPGA manufacturers have for years 
been extending their chips’ ability to implement 
digital-signal processing efficiently; for example, 
by introducing low-latency carry-chain-routing 
lines that sped addition and subtraction operations 
spanning multiple logic blocks. Such a mecha-
nism is relatively efficient when implementing 
addition and subtraction operations. However, it 
is not optimal in cost, performance, and power 
for multiplication and division functions. As a 
result, Altera (with Stratix), QuickLogic (with 
QuickDSP, now renamed Eclipse Plus), and Xilinx 
(with Virtex-II and Virtex-II Pro) embedded in 
their chips dedicated multiplier function blocks. 
Altera moved even further along the integration 
path, providing fully functional MAC blocks 
called the DSP blocks. 
Programmable technology makes it possible 
to increase the performance of a digital system 
by implementing multiple, parallel modules in 
one chip. This technology allows also the appli-
cation of special techniques such as distributed 
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arithmetic (DA) (Croisier, Esteban, Levilion & 
Rizo, 1973; Meyer-Baese, 2004; Peled & Liu, 
1974). DA technique is extensively used in com-
puting the sum of product in filters with constant 
coefficients. In such a case, partial product term 
becomes a multiplication with a constant (i.e., 
scaling). DA approach significantly increases the 
performance of an implemented filter by remov-
ing general-purpose multipliers and introducing 
combinational blocks that implement the scaling. 
These blocks have to be efficiently mapped onto 
FPGA’s logic cells. This can be done with the use 
of such advanced synthesis methods as functional 
decomposition (Rawski, Tomaszewicz, & Łuba, 
2004; Rawski, Tomaszewicz, Selvaraj, & Łuba, 
2005; Sasao, Iguchi, & Suzuki, 2005).
In the case of applications targeting FPGA 
structures based on look-up tables (LUTs), the 
influence of advanced logic synthesis procedures 
on the quality of hardware implementation of 
signal and information processing systems is 
especially important. Direct cause of such a situ-
ation is the imperfection of technology mapping 
methods that are widely used at present, such 
as minimization and factorization of Boolean 
function, which are traditionally adapted to be 
used for structures based on standard cells. These 
methods transform Boolean formulas from a 
sum-of-products form into a multilevel, highly 
factorized form that is then mapped into LUT cells. 
This process is at variance with the nature of the 
LUT cell, which from the logic synthesis point 
of view is able to implement any logic function 
of limited input variables. For this reason, for the 
case of implementation targeting FPGA structure, 
decomposition is a much more efficient method. 
Decomposition allows synthesizing the Boolean 
function into a multilevel structure that is built 
of components, each of which is in the form of 
the LUT logic block specified by truth tables. 
Efficiency of functional decomposition has been 
proved in many theoretical papers (Brzozowski & 
Łuba, 2003; Chang, Marek-Sadowska & Hwang, 
1996; Rawski, Jóźwiak & Łuba, 2001; Scholl, 
2001). However, there are relatively few papers in 
which functional decomposition procedures were 
compared with analogous synthesis methods used 
in commercial design tools. The reason behind 
such a situation is the lack of appropriate inter-
face software that would allow a transforming 
description of project structure obtained outside 
a commercial design system into a description 
compatible with its rules. Moreover, the compu-
tation complexity of functional decomposition 
procedures makes it difficult to construct efficient 
automatic synthesis procedures. These difficul-
ties have been eliminated at least partially in so-
called balanced decomposition (Łuba, Selvaraj, 
Nowicka & Kraśniewski, 1995; Nowicka, Łuba 
& Rawski, 1999).
bAsIc tHEOrY
In this chapter, only such information necessary 
for an understanding of this chapter is reviewed. 
More detailed description of functional decom-
position based on partition calculus can be found 
in Brzozowski and Łuba (2003).
cube representation of boolean 
Functions 
A Boolean function can be specified using the 
concept of cubes (e.g., input terms, patterns) 
representing some specific subsets of minterms. 
In a minterm, each input variable position has a 
well-specified value. In a cube, positions of some 
input variables can remain unspecified, and they 
represent “any value” or “don’t care” (–). A cube 
may be interpreted as a p-dimensional subspace of 
the n-dimensional Boolean space or as a product 
of n–p variables in Boolean algebra (p denotes 
the number of components that are “–“). Bool-
ean functions are typically represented by truth 
tables. A truth table description of a function 
using minterms requires 2n rows for a function 
of n variables. For function from Table 1, a truth 
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table with 26 = 64 rows would be required. Since 
a cube represents a set of minterms, application 
of cubes allows for much more compact descrip-
tion in comparison with minterm representation. 
For example, cube 0101–0 from row 1 of the truth 
table from Table 1 represents a set of two minterms 
{010100, 010110}.
For pairs of cubes and for a certain input subset 
B, we define the compatibility relation COM as 
follows: each two cubes S and T are compatible 
(i.e., S, T ∈ COM(B) ) if and only if x(S) ~ x(T) 
for every x ⊆ B. The compatibility relation ~ on 
{0, –, 1) is defined as follows: 0 ~ 0, – ~ –, 1 ~ 
1, 0 ~ –, 1 ~ –, – ~ 0, – ~ 1, but the pairs (1, 0) 
and (0, 1) are not related by ~. The compatibility 
relation on cubes is reflexive and symmetric, but 
not necessarily transitive. In general, it generates 
a “partition” with nondisjoint blocks on the set of 
cubes representing a certain Boolean function F. 
The cubes contained in a block of the “partition” 
are all compatible with each other.
”Partitions” with nondisjoint blocks are re-
ferred to as blankets (Brzozowski & Łuba, 2003). 
The concept of blanket is a simple extension of 
ordinary partition, and typical operations on 
blankets are strictly analogous to those used in 
ordinary partition algebra.
representation and Analysis of 
Boolean Functions with Blankets
A blanket on a set S is such a collection of (not 
necessarily disjoint) subsets Bi of S, called blocks, 
that:
i
i
B  S=

The product of two blankets β1 and β2 is defined 
as follows:
β1 • β2 = { Bi ∩ Bj | Bi ∈ β1 and Bj ∈β2 }
For two blankets we write β1 ≤ β2 if and only if for 
each Bi in β1 there exists a Bj in β2 such that Bi ⊆ Bj. 
The relation ≤ is reflexive and transitive.
Example 1: Blanket-Based
representation of boolean
Functions
For function F from Table 1, the blankets induced 
by particular input and output variables on the 
set of function F’s input patterns (cubes) are as 
follows:
βx1 = {1  2, 3,  4, 5, 6, 8, 9; 3,  6, 7,  9, 10}, ,
βx2 = {5 6,  7, 8, 10; 1, 2, 3, 4,  6, 7,  9, 10, },
βx3 = {1 2,  3, 4, 8, 9; 5, 6, 7, 8,  10, },
βx4 = {2,  3, 5, 8, 9, 10; 1, 2, 4, 5,  6, 7,  8},
βx5 = {1,  2, 3, 5, 6, 7, 8, 10; 1, 4, 5, 6,  8, 9,  10},
βx6 = {1 2,  3, 4, 7, 8, 9, 10; 3,  4, 5,  6, 7,  9, 10, },
βy1 = {1 2,  3, 4, 5, 6, 7; 8,  9, 10, },
The product of two blankets β1 and β2:
βx2x4 = βx2 • βx4 = 
{5, 8, 10; 5, 6, 7, 8; 2, 3, 9, 10; 1, 2, 4, 6, 7},
βx2x4 ≤ βx2 .
Information on the input patterns of a certain 
function F is delivered by the function’s inputs and 
x1 x2 x3 x4 x5 x6 y1
1 0 1 0 1 – 0 0
2 0 1 0 – 0 0 0
3 – 1 0 0 0 – 0
4 0 1 0 1 1 – 0
5 0 0 1 – – 1 0
6 – – 1 1 – 1 0
7 1 – 1 1 0 – 0
8 0 0 – – – 0 1
9 – 1 0 0 1 – 1
10 1 – 1 0 – – 1
Table 1. Boolean function F(x1 , x2 , x3 , x4 , x5 , 
x6 )
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used by its outputs with respect to the blocks of 
the input and output blankets. Knowing the block 
of a certain blanket, one is able to distinguish the 
elements of this block from all other elements, but 
is unable to distinguish between elements of the 
given block. In this way, information in various 
points and streams of discrete information systems 
can be modeled using blankets.
serial Decomposition
The set X of a function’s input variable is par-
titioned into two subsets: free variables U and 
bound variables V, such that U ∪ V = X. Assume 
that the input variables x1,...,xn have been relabeled 
in such way that:
U = {x1,...,xr} and
V = {xm–s+1,...,xn}.
Consequently, for an n-tuple x, the first r 
components are denoted by xU, and the last s 
components, by xV.
Let F be a Boolean function, with n > 0 inputs 
and m > 0 outputs, and let (U, V) be as previously 
indicated. Assume that F is specified by a set F 
of the function’s cubes. Let G be a function with 
s inputs and p outputs, and let H be a function 
with r + p inputs and m outputs. The pair (G, H) 
represents a serial decomposition of F with re-
spect to (U, V), if for every minterm b relevant 
to F, G(bV) is defined, G(bV) ∈ {0, 1}p., and F(b) 
= H(bU, G(bV) ). G and H are called blocks of the 
decomposition (Figure 2). 
theorem 1: Existence of serial
Decomposition (Brzozowski & Łuba, 
2003)
Let βV , βU , and βF be blankets induced on the 
function’s F input cubes by the input subsets V 
and U, and outputs of F, respectively.
If there exists a blanket βG on the set of func-
tion F’s input cubes such that βV ≤ βG , and βU • 
βG ≤ βF , then F has a serial decomposition with 
respect to (U, V).
Proof of Theorem 1 can be found in Brzozowski 
and Łuba (2003).
As follows from Theorem 1, the main task in 
constructing a serial decomposition of a function 
F with given sets U and V is to find a blanket βG 
that satisfies the condition of the theorem. Since 
βG must be ≥ βV , it is constructed by merging 
blocks of βV as much as possible.
Two blocks Bi and Bj of blanket βV are com-
patible (merge able), if blanket γij obtained from 
blanket βV by merging Bi and Bj into a single block 
satisfies the second condition of Theorem 1; that 
is, if βU • γij ≤ βF. Otherwise blocks Bi and Bj are 
incompatible (unmergeable). A subset δ of blocks 
of the blanket βV is a compatible class of blocks if 
the blocks in δ are pairwise compatible. A com-
patible class is maximal if it is not contained in 
any other compatible class.
From the computational point of view, finding 
maximal compatible classes is equivalent to find-
ing maximal cliques in a graph Γ = (N, E), where 
the set N of nodes is the set of blocks of βV and set 
E of edges is formed by set of compatible pairs.
The next step in the calculation of βG is the 
selection of a set of maximal classes, with minimal 
cardinality, that covers all the blocks of βV . The 
minimal cardinality ensures that the number of 
Figure 2. Schematic representation of the serial 
decomposition
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blocks of βG, and hence the number of outputs of 
the function G, is as small as possible.
In certain heuristic strategies, both procedures 
(finding maximal compatible classes and then 
finding the minimal cover) can be reduced to the 
graph coloring problem.
Calculating βG corresponds to finding the mini-
mal number k of colors for graph Γ = (N, E). 
Example 2
For the function from Table 1 specified by a set 
F of cubes numbered 1 through 10, consider a 
serial decomposition with U = {x2, x4, x5} and V 
= {x1, x3, x6}.
We find:
βU = βx2 x4 x5 = βx2 • βx4 • βx5= 
{5, 8, 10; 5, 6, 7, 8; 2, 3, 10; 1, 2, 6, 7; 9, 10; 1, 4, 6 },
βV = βx1 x3 x6 = βx1 • βx3 • βx6= 
{1, 2, 3, 4, 8, 9; 3, 4, 9; 8; 5, 6; 3, 9; 7, 10 ; 6, 7, 10},
βF = βy1= {1, 2, 3, 4, 5, 6, 7; 8, 9, 10},
For:
βV = {
1 2 3 4 5 6 7B B B B B B B           
1, 2, 3, 4, 8, 9 ; 3, 4 ,9 ; 8 ; 5, 6 ; 3, 9 ; 7, 10 ; 6, 7, 10 }
the following are the unmergeable pairs: (B1, B4), 
(B1, B6), (B1, B7), (B2, B6), (B2, B7), (B3, B4), (B3, 
B6), (B3, B7), (B4, B6), (B4, B7), (B5, B6), and (B5, 
B7). Using the graph coloring procedure, we find 
that three colors are needed here (Figure 3). 
Nodes B1, B3 are assigned one color, nodes 
B2, B4, B5 are assigned a second color, and a 
third color is assigned for nodes B6, B7. The sets 
of nodes assigned to different colors form the 
blocks of βG.
βG = {1, 2, 3, 4, 8, 9 ;  3, 4, 5, 6, 9 ;  6, 7, 10}
It is easily verified that βG satisfies the condi-
tion of Theorem 1. Thus, function F has a serial 
decomposition with respect to (U, V).
Since βG has 3 blocks, to encode blocks of this 
blanket, two encoding bits g1 and g2 have to be used. 
Let us assume that we use the encoding:
βG = {
100 0 10
   
1, 2, 3, 4, 8, 9 ;  3, 4, 5, 6, 9 ; 6, 7, 10 }.
To define a function G by a set of cubes, we 
calculate all the cubes, r(Bi ), assigned to each 
block Bi of βV. The relationship between blocks 
of βV and their cube representatives, r(Bi ), relies 
on containment of block Bi in blocks of βxj from 
xj ∈ V.
Denoting blocks of βV from Example 2 as B1 
through B7, we have r(B1) = 000. This is because 
B1 = {1, 2, 3, 4, 8, 9} is included in the first blocks 
of βx1, βx3 and βx6. For B2 = {3, 4, 9}, we have: B2 is 
included in the first block of βx1, in the first block 
βx3 and in both blocks of βx6. Hence, r(B2) = 00–. 
Similarly, r(B3) = 0–0, r(B4) = 011, r(B5) = –0–, 
r(B6) = 11–, r(B7) = 111.
Finally, the value of function G is obtained on 
the basis of containment of blocks Bi in blocks of βG. 
Block B1={1, 2, 3, 4, 8, 9} of blanket βV is contained 
in block βG that has been encoded with 00. Since 
r(B1) = 000, we have G(r(B1)) = G(x1 = 0, x3 = 0, x6 
= 0) = 00. Similarly, G(r(B3)) = 00, G(r(B4)) = 01, 
G(r(B6)) = 10 and G(r(B7)) = 10. However, block 
B2 = {3, 4, 9} is contained in two blocks of βG (one 
Figure 3. Incompatibility graph of βV’ s blocks
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encoded “00” and the second “01”). The represen-
tative “00–” of this block has nonempty product 
with representative “000” of B1 and representative 
“0–0” of B3, which was assigned output “00.” To 
avoid conflicts, we must subtract cubes “000” and 
“0–0” from cube “00–.” The result is cube “001” 
that may be assigned output “01.” The same applies 
to block B5. The representative “–0–” of this block 
has nonempty product with representative of B1 
and B3, which was assigned output “00.” We must 
subtract cubes “000” and “0–0” from cube “0–0,” 
and the result in the form of cube “10–” may be 
assigned output “01”.
Truth table of function G is presented in Table 
2a. To compute the cubes for function H, we 
consider each block of the product βU • βG . Their 
representatives are calculated in the same fashion. 
Finally, the outputs of H are calculated with respect 
to βF (Table 2b).
The process of functional decomposition 
consists of the following steps:
• Selection of an appropriate input support V 
for block G (input variable partitioning)
• Calculation of the blankets βU , βV and βF
• Construction of an appropriate multiblock 
blanket βG (corresponds to the construction 
of the multivalued function of block G)
• Creation of the binary functions H and G 
by representing the multiblock blanket βG 
as the product of a number of certain two-
block blankets (equivalent to encoding the 
multivalued function of block G defined by 
blanket βG with a number of binary output 
variables)
In a multilevel decomposition, this process is 
applied to functions H and G repetitively, until each 
block in the obtained network in this way can be 
mapped directly to a logic block of a specific imple-
mentation structure (Łuba & Selvaraj, 1995).
The selection of an appropriate input variable 
partitioning is the main problem in functional 
decomposition (Rawski, Jóźwiak & Łuba, 1999a; 
Rawski, Selvaraj & Morawiecki, 2004). The choice 
of sets U and V from set X determines the construc-
tion of an appropriate blanket βG, which satisfies 
Theorem 1. The existence of such a blanket βG 
implies the existence of a serial decomposition. 
Blankets βV, βG, βU • βG, and βF constitute the basis 
for the construction of subfunctions H and G in 
serial decomposition. In other words, knowing 
βV , βU , and βF , and having βG, one can construct 
particular subfunctions G and H.
x1 x3 x6 g1 g2
1 0 0 0 0 0
2 0 0 1 0 1
3 0 – 0 0 0
4 0 1 1 0 1
5 1 0 – 0 1
6 1 1 – 1 0
7 1 1 1 1 0
x2 x4 x5 g1 g2 y1
1 1 1 – 0 0 0
2 1 – 0 0 0 0
3 1 0 0 0 0 0
4 1 0 0 0 1 0
5 1 1 1 0 0 0
6 1 1 1 0 1 0
7 0 1 1 0 1 0
8 – 1 – 0 1 0
9 – 1 – 1 0 0
10 – 1 0 1 0 0
11 0 – – 0 0 1
12 1 0 1 0 0 1
13 1 0 1 0 1 1
14 – 0 – 1 0 1
Table 2a. Function G of the serial decomposition
Table 2b. Function H of the serial decomposition
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The input variables of block G and their cor-
responding blankets, and the output blanket βG of 
block G define together the multivalued func-
tion of block G. The structure of βG obviously 
influences the shape of the subfunctions G and 
H (Figure 2). Blanket βG determines the output 
values of function G. Each value of this multi-
valued function corresponds to a certain block of 
the blanket βG. Considering the number of values 
of the multivalued function of a certain subsys-
tem in decomposition is therefore equivalent to 
considering the number of blocks in blanket βG 
of this subsystem. A minimum of  log2 q binary 
variables is required for encoding q values. Thus, 
if q denotes the number of blocks in βG, then the 
minimum required number of binary outputs from 
G is equal to k = log2 q. 
Since function H is constructed by substitut-
ing in the truth table of function F the patterns of 
values of the primary input variables from set V 
(bound variables) with the corresponding values 
of function G, it is obvious that the choice of βG 
influences the subfunction H. The outputs of G 
constitute a part of the input support for block H. 
Thus, the size of block G and the size of block H 
both grow with the number of blocks in blanket 
βG. The minimum possible number of blocks in 
βG strongly depends on the input support chosen 
for block G, because βG is computed by merging 
some blocks of βV , this being the blanket induced 
by the chosen support.
Function H is decomposed in the successive 
steps of the multilevel synthesis process. This is 
why blanket βG has a direct influence on the next 
steps of the process. The structure of the blanket 
βG determines the difficulty of the successive de-
composition steps and influences the final result of 
the synthesis process (characterized by the number 
of logic blocks and number of logic levels). The 
number of blocks in blanket βG is the most decisive 
parameter. The strong correlation of the number 
of blanket βG’s blocks with the decomposition’s 
quality has been shown in Rawski, Jóźwiak, and 
Łuba (1999b), and this number can be used as a 
criterion for testing individual solutions.
In multilevel logic synthesis methods, the se-
rial decomposition process is applied recursively 
to functions H and G obtained in the previous 
synthesis steps until each block of the resulting 
net can be mapped directly to a single logic block 
of a specific implementation structure (Łuba, 1995; 
Łuba & Selvaraj, 1995). In the case of look-up table 
FPGAs, the multilevel decomposition process 
ends when each block of the resulting net can be 
mapped directly into a configurable logic block 
(CLB) of a specific size (typically the CLB size is 
from 4 to 6 inputs and 1 or 2 outputs). Although 
algorithms of multilevel logic synthesis can also 
use parallel decomposition in order to assist the 
serial decomposition (Łuba et al., 1995), the final 
results of the synthesis process strongly depend 
on the quality of the serial decomposition.
Parallel Decomposition
Consider a multiple-output function F. Assume 
that F has to be decomposed into two components, 
G and H, with disjoint sets YG and YH of output 
variables. This problem occurs, for example, when 
we want to implement a large function using 
components with a limited number of outputs. 
Note that such a parallel decomposition can also 
alleviate the problem of an excessive number of 
inputs of F. This is because for typical functions, 
most outputs do not depend on all input variables. 
Therefore, the set XG of input variables on which 
the outputs of YG depend may be smaller than X. 
Similarly, the set XH of input variables on which 
the outputs of YH depend may be smaller than X. 
As a result, components G and H have not only 
fewer outputs but also fewer inputs than F. The 
exact formulation of the parallel decomposition 
problem depends on the constraints imposed by 
the implementation style. One possibility is to find 
sets YG and YH , such that the combined cardinality 
of XG and XH is minimal. Partitioning the set of 
outputs into only two disjoint subsets is not an 
important limitation of the method, because the 
procedure can be applied again for components 
G and H. 
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Example 3
Consider the multiple-output function given in 
Table 3. The minimal sets of input variables on 
which each output of F depends are:
y1: {x1, x2, x6}
y2: {x3, x4}
y3: {x1, x2, x4, x5, x9}, {x1, x2, x4, x6, x9}
y4: {x1, x2, x3, x4, x7}
y5: {x1, x2, x4}
y6: {x1, x2, x6, x9}
An optimal two-block decomposition, mini-
mizing the card XG + card XH (where card X is 
the cardinality of X), is YG = {y2, y4, y5} and YH 
={y1, y3, y6}, with XG = {x1, x2, x3, x4, x7} and 
XH = {x1, x2, x4, x6, x9}. The truth tables for com-
ponents G and H are shown in Table 4. 
The algorithm itself is general in the sense that 
the function to be parallel decomposed can be 
specified in compact cube notation. Calculation 
of the minimal sets of input variables for each 
individual output can be a complex task. Thus, 
in practical implementation, heuristic algorithms 
are used, which support calculations with the help 
of so-called indiscernible variables.
x1 x2 x3 x4 x5 x6 x7 x8 x9 y1 y2 y3 y4 y5 y6
1 0 0 0 1 1 1 0 0 0 0 0 0 0 – 0
2 1 0 1 0 0 0 0 0 0 0 0 – 1 0 1
3 1 0 1 1 1 0 0 0 0 0 1 1 0 1 1
4 1 1 1 1 0 1 0 0 0 0 1 1 1 1 0
5 1 0 1 0 1 0 0 0 0 0 0 0 – 0 1
6 0 0 1 1 1 0 0 0 0 1 1 0 1 0 0
7 1 1 1 0 0 0 0 0 0 1 0 – 0 1 0
8 1 0 1 1 0 1 0 0 0 1 1 0 0 – 1
9 1 0 1 1 0 1 1 0 0 – 1 0 1 – 1
10 1 1 1 0 0 0 0 1 0 1 0 1 0 1 –
11 0 0 0 1 1 1 0 0 1 0 0 1 0 – 1
12 0 0 0 1 1 0 0 0 1 – – 1 0 0 0
Table 3. Function F
x1 x2 x3 x4 x7 y2 y4 y5
1 0 0 0 1 0 0 0 0
2 1 0 1 0 0 0 1 0
3 1 0 1 1 0 1 0 1
4 1 1 1 1 0 1 1 1
5 0 0 1 1 0 1 1 0
6 1 1 1 0 0 0 0 1
7 1 0 1 1 1 – 1 –
x1 x2 x4 x6 x9 y1 y3 y6
1 0 0 1 1 0 0 0 0
2 1 0 0 0 0 0 0 1
3 1 0 1 0 0 0 1 1
4 1 1 1 1 0 0 1 0
5 0 0 1 0 0 1 0 0
6 1 1 0 0 0 1 1 0
7 1 0 1 1 0 1 0 1
8 0 0 1 1 1 0 1 1
9 0 0 1 0 1 – 1 0
Table 4a. Function G of parallel decomposition
Table 4b. Function H of parallel decomposition
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balanced Functional Decomposition
The balanced decomposition is an iterative 
process in which, at each step, either parallel or 
serial decomposition of a selected component is 
performed. The process is carried out until all 
resulting subfunctions are small enough to fit 
blocks with a given number of input variables.
Example 4
The influence of the parallel decomposition on the 
final result of the FPGA-based mapping process 
will be explained with the function F given in 
Table 5, for which cells with four inputs and one 
output are assumed (this is the size of Altera’s 
FLEX FPGAs).
As F is a 10-input, two-output function, in 
the first step of the decomposition, particularly 
in automated mode, serial decomposition is per-
formed. The algorithm extracts function g with 
inputs numbered 1, 3, 4, and 6; thus, the next step 
deals with seven-input function H, for which again 
serial decomposition is assumed, now resulting 
in block G, with four inputs and two outputs 
(implemented by two cells). It is worth noting that 
the obtained block G takes as its inputs variables 
denoted 0, 2, 5, and 7, which, fortunately, belong 
to primary variables, and therefore the number of 
levels is not increased in this step as it is shown 
in Figure 4a. In the next step, we apply parallel 
decomposition. Parallel decomposition generates 
two components, both with one output but four 
and five inputs, respectively. The first one forms 
a cell (Figure 4b). The second component is sub-
ject to two-stage serial decomposition as shown 
in Figure 4c. The obtained network can be built 
of seven (four to one) cells, where the number of 
levels in the critical path is three.
The same function decomposed with parallel 
decomposition, the first step shown in Figure 5, 
leads to a completely different structure. Parallel 
decomposition applied directly to function F gen-
erates two components, both with six inputs and 
type fr
.i 10
.o  2
.p 25
0101000000 00
1110100100 00
0010110000 10
0101001000 10
1110101101 01
0100010101 01
1100010001 00
0011101110 01
0001001110 01
0110000110 01
1110110010 10
0111100000 00
0100011011 00
0010111010 01
0110001110 00
0110110111 11
0001001011 11
1110001110 10
0011001011 10
0010011010 01
1010110010 00
0100110101 11
0001111010 00
1101100100 10
1001110111 11
.e
Table 5.
one output. Each of them is subject to two-stage 
serial decomposition. For the first component, 
a disjoint serial decomposition with four inputs 
and one output can be applied (Figure 5a). The 
second component can be decomposed serially 
as well; however, with the number of outputs of 
the extracted block, G equals two. Therefore, 
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to minimize the total number of components, a 
nondisjoint decomposition strategy can be applied. 
The truth tables of the decomposed functions g1, 
h1, g2, h2, are shown in Table 6. The columns in 
the tables denote variables in the order shown 
in Figure 5; for example, the first left-hand side 
column in Table 6b denotes variable numbered 
4, the second variable numbered 6, and the third 
denotes variable g1. Such a considerable impact on 
the structure results from the fact that the parallel 
decomposition simultaneously reduces the num-
ber of inputs to both the resulting components, 
leading to an additional improvement in the final 
representation.
The idea of intertwining parallel and serial 
decomposition has been implemented in a pro-
gram called DEMAIN. DEMAIN has two modes: 
automatic and interactive. It can also be used for 
the reduction of the number of inputs of a func-
tion when an output depends on only a subset of 
the inputs. From this point of view, DEMAIN 
is a tool specially dedicated to FPGA-oriented 
technology mapping.
Given a function F with n inputs and m out-
puts, and a logic cell (LC) with Cin inputs and Cout 
outputs, a decomposition process is carried out by 
the following steps:
1. If n ≤ m, use parallel decomposition. Continue 
iteratively for each of the obtained compo-
nents.
2. If n > m, try disjoint serial decomposition 
with the number of block G inputs equal to 
the number Cin of LC inputs, and the number 
of block G outputs equal to the number Cout 
of LC outputs. If such a serial decomposition 
is found, find the corresponding H. Continue 
iteratively with F = H. Otherwise, try to find 
G with fewer inputs than Cin and/or fewer 
outputs than Cout. If such a G is found, find H. 
Continue iteratively with F = H. In case a G 
that fits in one cell cannot be found, try a larger 
G. This step is repeated until decomposition 
with a function G larger than the cell exists. 
Find H and continue with F = H. Function G 
will have to be decomposed later.
The decomposition is carried out until all re-
sulting subfunctions are small enough to fit into 
logic cells available in the assumed implementa-
tion technology. 
Figure 4. Decomposition of function F obtained 
with a strategy, where serial decomposition is 
performed at first
Figure 5. Decomposition of function F with a 
strategy, where parallel decomposition is per-
formed at first
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There are only a few applications (e.g., adaptive 
filters) where general programmable filter archi-
tecture is required. In many cases, the coefficients 
do not change over time—linear time—invariant 
filters (LTI). Digital filters are generally classified 
as being finite impulse response (FIR) or infinite 
impulse response (IIR). As the names imply, an 
FIR filter consists of a finite number of sample 
values, reducing the previously presented con-
volution to a finite sum per output sample. An 
IIR filter requires that an infinite sum has to be 
performed. In this chapter, implementation of the 
LTI FIR filters will be discussed.
The output of an FIR filter of order (length) L, 
to an input time-samples x[n], is given by a finite 
version of convolution sum:
1
0
[ ] [ ] [ ]
L
k
y n x k c k
-
=
= ⋅∑    (2)
The L-th order LTI FIR filter is schematically 
presented in Figure 6. It consists of a collection 
of delay line, adders, and multipliers.
Much available digital filter software enables 
very easy computation of coefficients for a given 
filter. However, the challenge is mapping the FIR 
structure into suitable architecture. Digital filters 
are typically implemented as multiply-accumulate 
(MAC) algorithms with the use of special DSP 
devices. 
Efficient hardware implementation of a filter’s 
structure in programmable devices is possible 
by optimizing the implementation of multipliers 
and adders. In modern programmable structures, 
specialized embedded blocks can be used to imple-
ment multipliers, increasing the performance 
of the designed system. Moreover, in the case 
of Altera’s devices, a whole MAC unit can be 
implemented in embedded DSP block, making 
the design methodology very similar to the one 
used in the case of DSP processors.
In the case of programmable devices, how-
ever, direct or transposed forms are preferred for 
maximum speed and lowest resource utilization. 
a) function g1
0110 1
1101 1
1000 1
0010 1
0000 0
0101 0
1100 0
0100 0
0011 0
1011 0
1111 0
b) function h1
-01 0
011 1
111 0
100 1
0-0 0
110 0
c) function g2
0110 1
0011 1
0100 1
1000 1
0101 1
1100 0
0010 0
1010 0
1110 0
0001 0
0111 0
1111 0
d) function h2
10-1 0
-101 1
-111 1
0011 0
0001 1
1-00 0
0000 0
1110 1
1010 0
0100 1
0010 1
Table 6.
DIGItAL FILtErs
Digital filters are typically used to modify the 
attributes of a signal in the time or frequency do-
main through a process called linear convolution 
(Meyer-Baese, 2004). This process is formally 
described by the following formula:
[ ] [ ] [ ] [ ] [ ] [ ] [ ]
k k
y n x n f n x k f n k x k c k= ∗ = ⋅ - = ⋅∑ ∑
      (1)
where the values c[i] ≠ 0 are called the filter’s 
coefficients.
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This is because the approach enables exploitation 
of prevalent parallelism in the algorithm.
A completely different FIR architecture is 
based on the distributed arithmetic concept. In 
contrast to a conventional sum-of-products archi-
tecture, in the distributed arithmetic method, the 
sum of products of a specific bit of the input sample 
over all coefficients is computed in one step.
DIstrIbUtED ArItHMEtIc
MEtHOD
The distributed arithmetic method is a method 
of computing the sum of products. In many DSP 
applications, a general-purpose multiplication 
is not required. In the case of filter implementa-
tion, if filter coefficients are constant in time, 
then the partial product term x[n] ∙ c[n] becomes 
a multiplication with a constant. Then, taking 
into account the fact that the input variable is a 
binary number:
1
0
[ ] [ ] 2 ,   where [ ] [0,1]
B
b
b b
b
x n x n x n
-
=
= ⋅ ∈∑
 (3)
The whole convolution sum can be described 
as shown next:
1 1 1 1
0 0 0 0
[ ] 2 [ ] [ ] 2 ( [ ], [ ])
B L B L
b b
b b
b k b k
y n x k c k f x k c k
- - - -
= = = =
= ⋅ ⋅ = ⋅∑ ∑ ∑ ∑
       (4)
The efficiency of filter implementation based 
on this concept strongly depends on the implemen-
tation of the function f(xb[k],c[k]). The preferred 
implementation method is to realize the mapping 
f(xb[k],c[k]) as the combinational module with L 
inputs. The schematic representation of signed 
DA filter structure is shown in Figure 7, where 
the mapping f is presented as a lookup table that 
includes all the possible linear combinations of 
the filter coefficients and the bits of the incoming 
data samples (Meyer-Baese, 2004). The utility 
programs that generate the look-up tables for 
filters with given coefficients can be found in 
the literature.
In the experiments presented in this chapter, 
a variation of DA architecture has been used. It 
increases the speed of a filter at the expense of 
additional LUTs, registers, and adders. The basic 
DA architecture for computing the length L sum 
of products accepts one bit from every L input 
word. The computation speed can be significantly 
increased by accepting for the computation more 
bits per word. Maximum speed can be achieved 
with a fully pipelined parallel architecture, as 
shown in Figure 8. Such an implementation can 
outperform all commercially available program-
mable signal processors.
The HDL specification of the look-up table 
can be easily obtained for the filter described 
by its c[i] coefficients. Since the size of look-up 
tables grows exponentially with the number of 
inputs, efficient implementation of these blocks 
becomes crucial to the final resource utilization 
of filter implementation. Here, advanced synthesis 
methods based on balanced decomposition can 
be successfully applied for technology mapping 
of DA circuits onto FPGA logic cells.
rEsULts
Experimental results for FIR filter implementation 
with different design methodologies are presented 
in this section. Filter with length (order) 15 has 
been chosen for the experiment. It has eight-bit 
signed input samples, and its coefficients can 
Figure 6. Direct form FIR filter
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be found in Goodman and Carey (1977). For 
comparison, the filter has been implemented in 
Stratix EP1S10F484C5, Cyclone EP1C3T100C6, 
and CycloneII EP2C5T144C6 structures using 
Altera QuartusII v5.1 SP0.15.
Table 7 presents the comparison of implemen-
tation results for different design methodologies. 
The column falling under the “MAC” label 
presents the results obtained by implementing 
the multiply-and-accumulate strategy with the 
use of logic cell resources; without utilization 
the embedded DSP blocks. Multipliers as well 
as accumulators were implemented in a circuit of 
logic cells. This implementation, due to its serial 
character, requires 15 clock cycles to compute 
the result. It requires a relatively large amount of 
resources, while delivering the worst performance 
in comparison to other implementations.
The next column, “MULT block,” holds the 
implementation results of a method similar to 
“MAC” with a difference where multipliers were 
implemented in dedicated DSP-embedded blocks. 
It can be noticed that the performance of the fil-
ter increased at the cost of additional resources 
in the form of DSP-embedded blocks. Results 
in the column falling under “DSP block” were 
obtained by implementing the whole MAC unit 
in the embedded DSP block. Further increase in 
Figure 7. DA architecture with look-up table (LUT)
Figure 8. Parallel implementation of a distributed arithmetic scheme
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performance could be noticed, but still 15 clock 
cycles have to be used to compute the result. 
Results given in the “Parallel” column were 
obtained by implementing the filter in a parallel 
manner. In this case, the results were obtained in 
a single clock cycle. Even though, the maximum 
frequency of this implementation is less than pre-
vious ones, it outperforms these implementations 
due to its parallel character.
Application of the DA technique results in 
the increased performance since the maximum 
frequency has increased. However, in this ap-
proach, more logic cell resource has been used 
since multipliers have been replaced by large 
combinational blocks and no DSP-embedded 
modules have been utilized.
Finally, results presented in the column 
“DA decomposed” demonstrate that the appli-
cation of the DA technique combined with an 
advanced synthesis method based on balanced 
decomposition results in a circuit that not only 
outperforms any other implemented circuit but 
also reduces the necessary logic resource. The 
balanced decomposition technique was applied 
to decompose the combinational blocks of the 
DA implementation.
In Table 8, the experimental results of 
Daubechies’ dbN, coifN, symN, and 9/7-tap bio-
orthogonal filter banks are presented. Filters 9/7 
are in two versions: (a) analysis filter and (s) syn-
thesis filter. Filters dbN, coifN, symN are similar 
for analysis and synthesis (a/s). All filters have 
16-bit signed samples and have been implemented 
with the use of distributed arithmetic concept in 
the fully parallel way. Balanced decomposition 
software was also added to increase efficiency of 
the DA tables’ implementations.
Table 8 presents the result for filter imple-
mentations using Stratix EP1S10F484C5 device, 
with a total count of 10,570 logic cells. In the 
implementation without decomposing the filters, 
the new method was modeled in AHDL, and 
Quartus2v6.0SP1 was used to map the model 
into the target structure. In the implementation 
using decomposition, the automatic software 
was used to initially decompose DA tables, and 
then the Quartus system was applied to map the 
filters into FPGA.
The application of the balanced decomposi-
tion concept significantly decreased the logic cell 
resource utilization and at the same time increased 
the speed of the implementation.
Chip MAC MULT Block DSP Block Parallel DA DA Decomposed
S
LC 448 294 225 402 997 567
DSP 0 2 4 30 0 0
fmax [MHz] 74.6 85.06 107.30 53.3 65.14 78.75
C
LC 429 436 429 961 997 567
DSP 1) – – – – – –
fmax [MHz] 77.85 79.31 77.85 57.71 72.56 70.87
CII
LC 427 294 275 670 952 567
DSP 0 2 2 26 0 0
fmax [MHz] 82.62 97.5 105.59 67.02 78.21 81.46
Table 7. Implementation results for different design methodologies. Chip: S – Stratix EP1S10F484C5; 
C – Cyclone EP1C3T100C6, CII – CycloneII EP2C5T144C6 1) DSP blocks are not present in this 
device family.
  
Significance of Logic Synthesis in FPGA-Based Design of Image and Signal Processing Systems
cONcLUsION
The modern programmable structures deliver 
the possibilities to implement DSP algorithms in 
dedicated embedded blocks. This makes designing 
of such an algorithm an easy task. However, the 
flexibility of programmable structures enables 
more advanced implementation methods to be 
used. In particular, exploitation of parallelism 
in the algorithm to be implemented may yield 
very good results. Additionally, the application 
of advanced logic synthesis methods based on 
balanced decomposition, which is suitable for 
FPGA structure, leads to results that cannot be 
achieved with any other method.
The presented results lead to the conclusion 
that if the designer decides to use the methodol-
ogy known from DSP processor application, 
the implementation quality will profit from the 
utilization of specialized DSP modules embed-
ded in the programmable chip. However, best 
results can be obtained by utilizing the parallel-
ism in implemented algorithms and by applying 
advanced synthesis methods based on decomposi-
tion. Influence of the design methodology and the 
balanced decomposition synthesis method on the 
efficiency of practical digital filter implementa-
tion is particularly significant when the designed 
circuit contains complex combinational blocks. 
This is a typical situation when implementing 
digital filters using the DA concept. 
The most efficient approach to logic synthesis 
of FIR filter algorithms discussed in this chapter 
relies on the effectiveness of the functional de-
composition synthesis method. These methods 
were already used in decomposition algorithms; 
however, they were never applied together in a 
technology-specific mapper targeted at a look-up 
table FPGA structure. This chapter shows that it 
is possible to apply the balanced decomposition 
method for the synthesis of FPGA-based circuits 
directed toward area or delay optimization.
Filter Order Without Decomposition With Decomposition
LC fmax [MHz] LC fmax [MHz]
db3, a/s low-pass 6 1596 278,63 1345 254,26
db4, a/s low-pass 8 3747 212,9 2891 201,73
db5, a/s low-pass 10 10057 169,81 7377 119,39
db6, a/s low-pass 12 –** – 31153 –*
9/7, a low-pass 9 3406 206,61 1505 212,86
9/7, s low-pass 7 1483 273,37 881 263,5
9/7, a high-pass 7 2027 253,29 1229 223,16
9/7, s high-pass 9 4071 180,93 1616 189,47
coif6, a/s low-pass 6 1133 283,45 1041 260,62
coif12, a/s low-pass 12 –** – 1614 196,85
sym8, a/s low-pass 8 3663 212,72 2249 197,94
sym12, a/s low-pass 12 –** – 2313 198,61
sym14, a/s low-pass 14 –** – 2345 200,24
sym16, a/s low-pass 16 –** – 2377 206,83
Table 8. Implementation results of filters with and without decomposition
* does not fit in EP1S10F484C5
** too long compilation time (more than 24 hours)
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